Instructor: Jie-Hong Roland Jiang
Formal verification is an essential step in designing a digital electronic system. It certifies the functional correctness of a design. This lecture will provide in-depth coverage of some fundamental aspects of formal hardware verification.