Hardware Equivalence & Property Verification	Introduction
Jie-Hong Roland Jiang National Taiwan University Folac 2009	Fiolac 2009 3
 Outline Introduction Motivations Systems to be verified Hardware vs. software Hardware vs. software Yenfication methodologies Aramal vs. informal verification Formal vs. informal verification Formal vs. informal verification Sengoral logics vs. model checking Safety vs. liveness Somputation basics Austure-based verification Hontoin-based verification Hontoin-based verification Bonded and unbounded model checking Austure-based verification Sofety property checking Bounded and unbounded model checking Arepiolation 	 Motivations Costs of system failures Computational hardness



(1995/1) Intel announces a pre-tax charge of 475 million dollars against earnings, ostensibly the total cost associated with replacement of the flawed processors.





(2008/9) A major computer failure onboard the Hubble Space Telescope is preventing data from being sent to Earth, forcing a scheduled shuttle mission to do repairs on the observatory to be delayed.

Hardness

- Verification may take 70% of the entire design cycle of a system
- State explosion problem
 - #states is exponential in #registers (state-holding elements)





Flolac 2009

Systems to Be Verified

Hardware vs. software

- Finite state vs. infinite state
 - Hardware systems can be modeled as finite-state transition systems
 - Software systems are often modeled as infinite-state transition systems

Verification Methodologies

□ Informal vs. formal

- Informal
 - Incomplete
 - E.g., by software simulation or hardware emulation
 - Useful in finding bugs, but not in showing the absence of bugs
- Formal
 - Complete
 - E.g., theorem proving, property checking, equivalence checking
 - Useful in both debugging and proving correctness

Flolac 2009



Verification Formalisms



Properties to Be Verified

Safety vs. liveness

- Safety property
 - Something bad will never happen couterexample of finite length
- Liveness property
 - Something good will happen eventually or infinitely often counterexample of infinite length
- 90% of the verification problems are checking safety properties
- Liveness property checking can be converted to safety property checking for finite state systems

Flolac 2009

Hardware Verification

Design verification

- Does a design specification satisfy some properties?
- Property checking / assertion-based verification

Implementation verification

- Does an implementation conform to the original specification?
- Equivalence checking / (design rule checking)

Manufacture verification

- Does a manufactured design have no defects?
- Testing

13

Flolac 2009

IC Design Flow and Verification



Computation Basics

Flolac 2009

Boolean Space



Boolean Functions

■ A Boolean function $f: B^n \rightarrow B$ over variables $x_1, x_2, ..., x_n$ maps each Boolean valuation (truth assignment) in B^n to either 0 or 1 x_1x_2 f x_2

E.g. f(x₁, x₂)



- The output value of *f* partitions *Bⁿ* into two sets onset (*f*=1):
 - E.g. {00, 10} (i.e., with characteristic function $F^1 = \neg x_2$) offset (f = 0):
 - E.g. {01, 11} (i.e., with characteristic function $F^0 = x_2$)
 - A literal is a Boolean variable x or its negation ¬x in a Boolean formula

18

Boolean Functions

- □ The **onset** of f, denoted as F^1 , is $F^1 = \{v \in B^n | f(v)=1\}$
 - If $F^1 = B^n$, f is a tautology
- □ The **offset** of f, denoted as F^0 , is $F^0 = \{v \in B^n | f(v)=0\}$
 - If $F^0 = B^n$, f is unsatisfiable. Otherwise, f is satisfiable.
- Two Boolean functions f and g are *equivalent* if $\forall v \in B^n$. $f(v) \equiv g(v)$

Flolac 2009

19

Boolean Functions

- **\square** There are 2^n vertices in Boolean space B^n
- **There are 2^{2^n} distinct** *n*-variable Boolean functions
 - Each $F^1 \subseteq B^n$ corresponds to a distinct Boolean function



Flolac 2009

Boolean Operations

Given two Boolean functions:

- $\begin{array}{ll} f: & \mathsf{B}^n \to \mathsf{B} \\ g: & \mathsf{B}^n \to \mathsf{B} \end{array}$
- □ $h = f \land g$ from **conjunction** is defined as $H^1 = F^1 \cap G^1$; $H^0 = B^n \setminus H^1$
- □ $h = f \lor g$ from **disjunction** is defined as $H^1 = F^1 \cup G^1$; $H^0 = B^n \setminus H^1$
- □ $h = \neg f$ from **complement** is defined as $H^1 = F^0$; $H^0 = F^1$

Flolac 2009

Cofactor & Quantification

- Given a Boolean function: $f: B^n \rightarrow B$, with input variables $(x_1, ..., x_i, ..., x_n)$
- **Positive cofactor**, $h = f_{xi}$, is defined as $h = f(x_1, ..., x_n)$
- **Negative cofactor**, $h = f_{\neg xi}$, is defined as $h = f(x_1,...,0,...,x_n)$
- **Existential quantification** over variable x_i , $h = \exists x_j$. f, is defined as $h = f(x_1,...,0,...,x_n) \lor f(x_1,...,1,...,x_n)$
- **Universal quantification** over variable x_i , $h = \forall x_i$. f, is defined as $h = f(x_1,...,0,...,x_n) \land f(x_1,...,1,...,x_n)$
- **Boolean difference** over variable x_i , $h = \partial f / \partial x_i$, is defined as $h = f(x_1, ..., 0, ..., x_n) \oplus f(x_1, ..., x_n)$

Data Structures

- Basic data structures for Boolean function representation
 - Truth tables
 - Binary Decision Diagrams (BDDs)
 - AND-INV graphs (AIGs)
 - Conjunctive Normal Forms (CNFs)
 - **...**

Why bother having different data structures?

Flolac 2009

Data Structures

Data-structure revolution in verification

- State graph (late 70s-80s)
 Problem size ~10⁴ states
- BDD (late 80s-90s)
 - Problem size ~10²⁰ states
 - Critical resource: memory
- SAT (late 90s-)
 - □ GRASP, SATO, chaff, berkmin
 - □ Problem size ~10¹⁰⁰ (?) states
 - Critical resource: CPU time

21

Data Structures – BDDs

BDDs are graph representations of Boolean functions

- A non-terminal node is a decision node (multiplexer) controlled by some variable v
 It represents some Boolean function f
 Its two children represent two functions f_v and f_v.
 They together represent a Shannon cofactor tree f = v f_v + v' f_{v'} (Shannon expansion)
- A terminal node is either constant "0" or "1"

Flolac 2009

Data Structures – BDDs



Ordered BDDs of $f = x_1x_2 + x_1x_2'x_3 + x_1'x_2x_3$

Flolac 2009

27

Data Structures – AIGs

AND-INV graphs (AIGs)

- vertices:
 - 2-input AND gates
- edges:
 - interconnects with (optional) dots representing INVs
- {AND, INV} is a functionally complete set of Boolean operators
- Structurally isomorphic nodes can be merged

Data Structures – BDDs

Reduced Ordered BDDs (ROBDDs)

- Ordered:
 - Variables follow the same order along all paths
 - $x_{i_1} < x_{i_2} < x_{i_3} < \dots < x_{i_n}$
- Reduced:
 - Any node with two identical children is removed
 Two nodes with isomorphic BDD's are merged
- These two rules make any node of an ROBDD represent a distinct function and make ROBDDs canonical representation of Boolean functions

Flolac 2009



Boolean Function Manipulation

Characteristic functions

- Functional representations of "sets"
 Predicates indicating whether an element is in a set
- Operations over sets (union, intersection, complement) become Boolean operations (OR, AND, INV) over characteristic functions

E.g.,

Let $X = \{000, 001, 110, 111\}$ and $Y = \{001, 101, 110\}$ (assume B³ is our universal set)

Their characteristic functions are $f_{\chi} = x_1'x_2'+x_1x_2, f_{\gamma} = x_1'x_2+x_1x_2x_3'$

The set $X \cup Y$ has characteristic function $f_X \lor f_Y$ The set $X \cap Y$ has characteristic function $f_X \land f_Y$

Flolac 2009

33

Equivalence Checking

Digital Circuits

Combinational circuits

- Implement Boolean functions
- Have no state-holding elements (registers)
- Sequential circuits
 - Implement finite state machines
 - Have state-holding elements

Combinational circuits can be considered as single-state sequential circuits

Flolac 2009

Equivalence Checking

Combinational EC

 Check if two combinational circuits are equivalent, i.e., if they have the same inputoutput behavior under all *input assignments*

Sequential EC

 Check if two sequential circuits are equivalent, i.e., if they have the same input-output behavior under all *input sequences*

34

Hardness

- Hardness of verification
 - Combinational EC is coNP-complete
 - Sequential EC and safety property checking are PSPACE-complete

Flolac 2009

37

38

Combinational EC



Combinational EC $x + f_1(x) + f_2(x)$

To check if the two circuits implementing f_1 and f_2 are equivalent, we build their **miter**

They are equivalent iff the miter circuit is equivalent to a constant-0 function (can be formulated as SAT solving!)

Flolac 2009

Combinational EC

- Pure BDD and plain SAT solving cannot handle large CEC problems
- To be scalable, contemporary methods highly exploit structural similarities between two circuits to be compared
 - Identify and merge *cutpoints* (identical internal signals)



Combinational EC

- Solved in most industrial circuits (w/ multi-million gates)
 - Computational efforts scale almost linearly with the design size
 - Existence of structural similarities
 Logic transformations preserve similarities to some extent
 - Hybrid engine of BDD, SAT, AIG, simulation, etc.
 Cutpoint identification

Unsolved for arithmetic circuits

- Absence of structural similarities
 Commutativity ruins internal similarities
- Word- vs. bit-level verification

Flolac 2009

43

Finite State Machines



State Transition Systems

- Transition function vs. transition relation
 - Transition function: Transition must be *deterministic* (there is a unique next state for any current state and input)
 - Transition relation: Transition may be *nondeterministic* (there can be a several next states for any current state and input)
- Conversion from transition functions $(\delta_1,...,\delta_n)$ to a transition relation *T*

$$T(\overline{x},\overline{s},\overline{s'}) = \bigwedge_{i=1}^{n} (s'_{i} \equiv \delta_{i}(\overline{x},\overline{s}))$$

When we are interested in reachability only, we may further quantify the inputs

$$T_{\exists}(\vec{s}, \vec{s'}) = \exists \vec{x} [\bigwedge_{i=1}^{n} (s'_i \equiv \delta_i(\vec{x}, \vec{s}))]$$

Flolac 2009

45

46

Sequential EC

- Combinational checking for sequential equivalence is sound, but not complete (may yield false-negative)
 - Equivalent FSMs may have different state transitions and encodings



Sequential EC



- Input alphabet [[X]]
- Output alphabet {0,1}
- Transition function $\delta_{1\times 2} = (\delta_1, \delta_2)$
- Output function $\lambda_{1\times 2} = (\lambda_1 \oplus \lambda_2)$

Sequential EC

- When the reachable states of the product machine is known, SEC reduces to CEC!
 - Let *R* be the characteristic function of the reachable state set and , T_1 and T_2 be the transition relations of M_1 and M_2
 - M_1 and M_2 are equivalent iff $(\lambda_{1\times 2} \wedge R)$ is unsatisfiable

There is no state that is both bad and reachable

Flolac 2009

49

So the main computation of SEC is reachability analysis

Reachability Analysis

Given an FSM, which states are reachable from the initial state?



Reachability "Onion Rings"



Symbolic Reachability Analysis

- Reachability analysis can be performed either explicitly (over state transition graphs) or implicitly (over transition functions or relations)
 - Implicit reachability analysis is also called symbolic reachability analysis (often using BDDs and more recently SAT)
- Image computation is the core computation in symbolic reachability analysis

Flolac 2009



111

Courtesy of A. Mishchenko

54

Flolac 2009

Symbolic Image Computation

$\Box \operatorname{Img}(C(x),T(x,y)) = \exists x [C(x) \land T(x,y)]$

- Image of *C* under *T*
- Implicit methods by far outperform explicit ones
 - Successfully compute images with more than 2¹⁰⁰ minterms in the input/output spaces
- □ Operations ∧ and ∃ are basic Boolean manipulations are implemented using BDDs
 - To avoid large intermediate results (during and after the product computation), operation AND-EXIST is used, which performs product and quantification in one pass over the BDD

Flolac 2009

Next-State Computation

• What is the set *P* of next-states from *Q*?

$$P(\overline{s'}) = Img(Q(\overline{s}), T_{\exists}(\overline{s}, \overline{s'}))$$
$$= \exists \overline{s}.(Q(\overline{s}) \land T_{\exists}(\overline{s}, \overline{s'}))$$

Flolac 2009

Previous-State Computation

□ What is the set *P* of previous-states of *Q*?

```
P(\overline{s}) = PreImg(Q(\overline{s'}), T_{\exists}(\overline{s}, \overline{s'}))= \exists \overline{s'}.(Q(\overline{s'}) \land T_{\exists}(\overline{s}, \overline{s'}))
```

Flolac 2009

57

58

Reachability Analysis

ForwardReachability(Transition Relation T, Initial State I)
{
 i := 0

```
\begin{array}{l} \textbf{R}^{i} := \textbf{I} \\ \textbf{R}^{i} := \textbf{I} \\ \textbf{repeat} \\ \textbf{R}_{new} = \textbf{Img}(\textbf{R}^{i}, \textbf{T}); \\ \textbf{i} := \textbf{i} + 1 \\ \textbf{R}^{i} := \textbf{R}^{i-1} \lor \textbf{R}_{new} \\ \textbf{until } \textbf{R}^{i} = \textbf{R}^{i-1} \\ \textbf{return } \textbf{R}^{i} \end{array}
```

}

Backward reachability analysis can be done in a similar manner with preimage computation and starting from final states to see if they can be reached from initial states.

The procedures can be realized using BDD package.

Flolac 2009

Reachability Analysis





State Partitioning

BDD-based functional decomposition

- Bound set variables (top): state variables
- Free set variables (bottom): others
- Cutset: free-set nodes with incoming edges from bound-set nodes
- Paths leading to a node in the cutset form an equivalence class of states (for an iteration)

Flolac 2009

Iterate functional decomposition over composed functions

State Partitioning





State Partitioning



0

66

2

Sequential EC

Reachability analysis vs. state partitioning

Backward RA can be considered as state partitioning in the product state space

Exploiting Similarities for SEC

Generic SEC

Works for checking designs with completely different circuit structures

Flolac 2009

69

70

- Too hard due to state explosion
- Designs under checking often possess similarities to some extent
- Desirable to reduce SEC to CEC as much as possible
 - Take advantage of structural similarities for SEC

Flolac 2009

Register Correspondence

Inductive register correspondence $I(\vec{s}) \Rightarrow R_{rc}(\vec{s}), \text{ and }$ Base case: Inductive case: $R_{rc}(\bar{s}) \Rightarrow R_{rc}(\bar{\delta}(\bar{x},\bar{s})),$ where $R_{\underline{\underline{rc}}}(\overline{s}) = \bigwedge_{(s_i, s_i) \in rc} s_i \equiv s_j$ Identify equivalence among registers not states Computation scalable to large designs **E**C based on register correspondence is complete for circuits transformed by combinational synthesis Flolac 2009 71 Register Correspondence Example s¹=1 s²=1 s³=1 $s^2 = -v$ S^1 S^3 s^2 $s^1 = x \oplus v$ $s^3 = \neg V$ х v² Result: {s1}, {s2,s3} $s^2 = \neg (v^1 v^2)$ $s^1 = x \oplus v$ $s^3 = \neg (v^1 v^2)$ v^2 72 Flolac 2009

Signal Correspondence

Inductive signal correspondence Safety properties are the majority $I(\bar{s}) \Rightarrow R_{sc}(\bar{x},\bar{s}), \text{ and}$ Base case: For finite-state transition systems, liveness property checking can be converted to safety Inductive case: $R_{sc}(\vec{x}, \vec{s}) \Rightarrow R'_{sc}(\vec{x}, \vec{s})$, property checking where $R_{\underline{sc}}(\bar{x},\bar{s}) = \bigwedge_{(f_i,f_i)\in sc} f_i(\bar{x},\bar{s}) \equiv f_j(\bar{x},\bar{s})$, and Safety property checking can be formulated as reachability analysis $R_{\underline{sc}}^{'}(\vec{x},\vec{s}) = \bigwedge \quad \forall x'.f_{i}(\vec{x},\delta(\vec{x},\vec{s})) \equiv f_{j}(\vec{x},\delta(\vec{x},\vec{s}))$ Complete for retiming transformation Flolac 2009 73 Flolac 2009 75 Model Checking • Check if a state transition system M satisfies a temporal property φ Safety Property Checking • E.g. $M \models \phi \equiv AG(p \rightarrow AX q)$ Equivalence checking is a special case \square *M*: product machine $\Box \phi$: every state reachable from the initial state has output label 0 under any transitions (a concise formula?) Flolac 2009 74 Flolac 2009 76

Safety Property Checking

Model Checking



Bounded Model Checking



UMC with Craig Interpolation

- Over-approximated image computation using SAT
 - BMC + Craig interpolation allow us to compute image over-approximation relative to property.
 - Avoid computing exact image.
 - Take advantage of SAT solvers' strength of filtering out irrelevant facts.

UMC with Craig Interpolation

Craig interpolation

Craig interpolation theorem [Cra57]:
 If A A B = false, there exists an *interpolant* A' for (A,B) such that

Flolac 2009

- ${}_{1.} A \Rightarrow A'$
- 2. A' \land B = false
- 3. A' refers only to common variables of A,B

E.g. $A = p \land q$, $B = \neg q \land r$, A' = q

Recent result

 Given a resolution refutation of A ∧B, A' can be derived in linear time.

UMC with Craig Interpolation

Reachability analysis

- Is there a state trajectory from I to F satisfying transition relation T?
- Reachability fixed point:

 $R_0 = I$ $R_{i+1} = R_i \lor Img(R_i, T)$ $R = \bigcup R_i$ • *F* is reachable from *I* iff $R \land F \neq$ false

Flolac 2009

UMC with Craig Interpolation

Over-approximated reachability analysis

R'₀ = I
R'_{i+1} = R'_i ∨ Img'(R'_i, T)
R' = ∪ R'_i

Img' is an over-approximate image operation s.t. ∀P. Img(P, T) ⇒ Img'(P, T)
Img' is adequate w.r.t. F, when if P cannot reach F, Img'(P, T) cannot reach F
If Img' is adequate, then F is reachable from L iff R' ∧ F ≠ false

Flolac 2009

86

85



UMC with Craig Interpolation



Intuition

- A' tells everything the SAT solver deduced about the image of P in proving it can't reach F in k steps.
- Hence, A' is in some sense an abstraction of the image relative to the property.

Flolac 2009

```
UMC with Craig Interpolation
```

```
Overall algorithm
let k = 0
repeat
if I can reach F within k steps, answer
reachable
R = I
while Img'(T, R) ^ F = false
R' = Img'(T, R) ^ R
if R' = R answer unreachable
R = R'
increase k
```

UMC with Craig Interpolation

Since k increases at every iteration, eventually k
 > d, the diameter, in which case Img' is adequate, and hence we terminate.

Notes:

93

94

- don't need to know when k > d in order to terminate (i.e. unbounded model checking)
- often termination occurs with k << d</p>
- depth bound for temporal induction is the length of the longest simple path, which can be exponentially longer than diameter

Flolac 2009

95

Summary

Computation basics

- Characteristic functions and their manipulations
- Data structures for Boolean reasoning
- Equivalence checking
 - Combinational and sequential EC
- Safety property checking
 - Bounded and unbounded model checking